Job ID: JOB_ID_7852
Job Description:
The client is seeking a highly skilled Design Verification Engineer to join their expanding Design Verification Team. This role is crucial for ensuring the successful verification of complex ASICs for high-speed data communications. The engineer will work within a Tech/Domain Environment that includes C++, UVM, Linux, ASIC design verification methodologies, coverage analysis tools, and scripting languages (Perl, Python). The position is 100% remote and requires the candidate to have a strong background in ASIC design verification and C++ development.
Key Responsibilities:
- Develop comprehensive test plans for ASIC verification.
- Build C++ test benches at block and chip levels.
- Analyze coverage reports to ensure verification effectiveness.
- Apply innovative verification techniques to complex designs.
- Collaborate with the team on the latest test technologies and processes.
- Review design verification coding and coverage metrics.
Requirements:
- 5+ years of production experience in ASIC design verification.
- 5+ years of production experience with C++ and model co-simulation.
- 3+ years of production experience with HVL/HDL languages.
- 3+ years of production experience with Perl and/or Python.
- Stable employment history with a variety of projects and chips, demonstrating no job-hopping.
Nice to Haves:
- 2+ years of UVM experience.
- Knowledge of networking (TCP/IP, Ethernet).
- Experience in object-oriented programming.
- Knowledge of DSP algorithms for frame processing.
- Familiarity with coverage analysis techniques.
Disqualifiers:
- No prior ASIC design verification experience.
- Only academic or Proof of Concept (POC) experience with C++.
- Frequent job changes without project variety.
- Lack of experience with HVL/HDL languages.
- No experience with coverage analysis.
Additional Information:
- This is a 12-month contract role.
- The role is fully remote, with a preference for candidates in California.
- Interviews will be conducted via Skype (MOI: Skype).
- Candidates must be US Citizens (USC) or Green Card (GC) holders.
- LinkedIn profile must be at least 4 years old, with good connections and a photo. A Driver’s License (DL) and Visa status (if applicable) are mandatory.
- The client specifically requires candidates with experience in the same domain.
- Candidates will be required to complete an assessment, with encouragement to use AI as this role will leverage AI extensively.
- The interview process includes a code reading exercise and an AI-assisted coding task, followed by feedback.
- The primary reason for hiring is to expand the Design Verification Team and address the need for expertise in ASIC verification.
- The end product is the successful verification of complex ASICs for high-speed data communications.
Special Requirements
Visa: USC AND GC; LinkedIn must be old at least 4 yrs with good connections and photo; DL, Visa MUST; CLIENT WANT THE CANDIDATE OF THE SAME DOMAIN; Candidates need to do an assessment, allowed and encouraged to use AI; Interview Process: Code reading exercise, AI-assisted coding task; Feedback; MOI: Skype
Compensation & Location
Salary: $70,000 – $120,000 per year (Estimated)
Location: Remote, CA
Recruiter / Company – Contact Information
Email: yakant@adventatech.com
Recruiter Notice:
To remove this job posting, please send an email from
yakant@adventatech.com with the subject:
DELETE_JOB_ID_7852